MATLAB SIMULINK HDL CODER 1 Manuale Utente Pagina 39

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 46
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 38
9/21/2011
39
Ch ll
Harris Accelerates Verification of Signal
Processing FPGAs
Ch
a
ll
enge
Streamline a time-consuming manual process for
testing signal processing FPGA implementation
Solution
Use EDA Simulator Link to verify the HDL design
from within MATLAB
Results
Functional verification time cut by more than 85%
100% of planned test cases completed
“EDA Simulator Link enabled us to
greatly reduce functional verification
development time by providing a direct
cosimulation interface between our
MATLAB model and our logic simulator.
Harris FPGA-based system.
83
100%
of
planned
test
cases
completed
Design implemented defect-free
MATLAB
model
and
our
logic
simulator.
As a result, we verified our design
earlier, identified problems faster,
completed more tests, and compressed
our entire development cycle.”
Jason Plew
Harris Corporation
Link to user story
Compile and simulation
scripts are provided
Collaborate with Other Design Teams
Test Benches for Standalone Verification
84
Automatically generate
self-checking test
benches
Can be used in any HDL
Simulator
Vedere la pagina 38
1 2 ... 34 35 36 37 38 39 40 41 42 43 44 45 46

Commenti su questo manuale

Nessun commento