
9/21/2011
21
IIR Low Pass Filter
Direct-Form II Transposed SOS
46
From Algorithm to Optimized RTL
MATLABMATLAB
® ®
andand SimulinkSimulink
®®
Algorithm and System DesignAlgorithm and System Design
Model Refinement for HardwareModel Refinement for Hardware
Back Annotation
HDL CoHDL Co--SimulationSimulation
Automatic HDL Automatic HDL
Code GenerationCode Generation
Behavioral Simulation
47
Map
Place & Route
Synthesis
Static Timing Analysis
Timing Simulation
Functional Simulation
FPGA HardwareFPGA Hardware
FPGAFPGA--inin--thethe--LoopLoop
Commenti su questo manuale