Many
Manuals
search
Categorie
Marchi
Home
MATLAB
Pompe d’acqua
SIMULINK HDL CODER - RELEASE NOTES
Guida Utente
MATLAB SIMULINK HDL CODER - RELEASE NOTES Guida Utente Pagina 78
Scaricare
Condividere
Condivisione
Aggiungi ai miei manuali
Stampa
Pagina
/
79
Indice
SEGNALIBRI
Valutato
.
/ 5. Basato su
recensioni clienti
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
78
www.xilinx.
co
m
System Generator for DSP Getting Starte
d Guide
UG639
(v 14.
3) O
ctobe
r 16, 2
012
Chap
ter
4:
Getting Starte
d
1
2
...
73
74
75
76
77
78
79
Generator for
1
Table of Contents
3
Introduction
7
The Xilinx DSP Block Set
8
FIR Filter Generation
9
Support for MATLAB
10
System Resource Estimation
11
Hardware Co-Simulation
12
System Integration Platform
13
Chapter 1: Introduction
14
Installation
15
Windows Installations
16
Post Installation Tasks
17
ModelSim SE
19
Setting the Size
19
Setting the Number of Entries
20
Release Information
21
Getting Started
23
® Simulator
24
The Xilinx DSP Blockset
25
Defining the FPGA Boundary
26
Creating the DSP Design
28
Generating the HDL Code
29
Chapter 4: Getting Started
30
DSP blockset
30
Lesson 1 Summary
32
Lab Exercise: Using Simulink
32
Fixed-Point Numeric Precision
33
Overflow and Round Modes
35
Bit-Level Operations
36
The Reinterpret Block
37
The Convert Block
38
The Concat Block
39
Slice Block
40
The BitBasher Block
41
Lesson 2 Summary
42
Lab Exercise: Signal Routing
42
Lesson 3 - System Control
43
The MCode Block
44
State Machine Example
46
The Expression Block
47
Reset and Enable Ports
48
Bursty Data
49
Lesson 3 Summary
50
Lab Exercise: System Control
50
Lesson 4 - Multi-Rate Systems
51
Up and Down Sampling Blocks
52
Debugging Tools
55
Sample Period “Rules”
56
Lesson 5 - Using Memories
58
Initializing RAMs and ROMs
59
System Generator RAM Blocks
60
System Generator ROM Blocks
61
The Delay Block
62
The FIFO Block
63
Shared Memory Block
64
Lab Exercise: Using Memories
65
Lesson 6 - Designing Filters
66
The Virtex DSP48 Math Slice
67
FIR Compiler Block
68
Using FDA Tool Coefficients
70
Virtex®-5 architecture
71
AXI4 Conversion Examples
72
Black Box Examples
72
ChipScope Examples
73
DSP Examples
73
M-Code Examples
74
Processor Examples
75
Shared Memory Examples
75
Miscellaneous Examples
76
System Generator Demos
77
Commenti su questo manuale
Nessun commento
Publish
Stampa documento
Stampa pagina 78
Commenti su questo manuale